entity rom 32bits design is port( clk: in std logic; cs: in std logic; address: in std logic vector(3 downto 0); data out: out std logic vector(31 downto 0) );